Abstract-This paper presents a new topology of uninterruptible power supply (UPS) by using a Z-source inverter, where a symmetrical LC network is employed to couple the main power circuit of an inverter to a battery bank. With this new topology, the proposed UPS can maintain the desired ac output voltage at the significant voltage drop of the battery bank with high efficiency, low harmonics, fast response, and good steady-state performance in comparison with traditional UPSs. The simulation and experimental results of a 3-kW UPS with the new topology confirm its validity.
I. INTRODUCTION
U NINTERRUPTIBLE power supplies (UPSs) are widely used to supply critical loads, such as airline computers and life-support systems in hospitals [1] - [5] , providing protection against power failure or anomalies of power-line voltage [6] . In general, there are two types of traditional singlephase UPSs. The first one couples a battery bank to a halfor full-bridge inverter with a low-frequency transformer [7] , as shown in Fig. 1(a) . In this type of UPSs, the ac output voltage is higher than that of the battery bank; thus, a step-up transformer is required to boost voltage. Due to the presence of the step-up transformer, the inverter current is much higher than the load current, causing high current stress on the switches of the inverter. The transformer also increases the weight, volume, and cost of the system. The second one couples a battery bank to a dc/dc booster with a half-or fullbridge inverter [8] , [9] , as shown in Fig. 1(b) . In this type of UPSs, the additional booster is needed, leading to high cost and low efficiency. The controlling of the switches in the booster also complicates the system. Furthermore, the dead time in the pulsewidth-modulation (PWM) signals to prevent the upper and lower switches at the same phase leg from shooting through has to be provided in the aforementioned two types of UPSs, and it distorts the voltage waveform of the ac output voltage. In this paper, a new topology of the UPS is proposed by using a Z-source inverter [10] - [13] . With this new topology, the proposed UPS offers the following advantages over the traditional UPSs: 1) The dc/dc booster and the inverter have been combined into one single-stage power conversion; 2) the distortion of the ac output-voltage waveform is reduced in the absence of dead time in the PWM signals; and 3) the system has achieved fast transient response and good steadystate performance by adopting dual-loop control [14] - [19] .
II. SYSTEM CONFIGURATION AND OPERATING PRINCIPLE TABLE I  SWITCHING STATES AND VECTOR REPRESENTATIONS  OF THE Z-SOURCE INVERTER to the inverter. In the case of power outage, the battery bank supplies the inverter, as shown in Fig. 2 . It consists of a dc source (E, C 3 , and D), a Z-source symmetrical network (L 1 = L 2 and C 1 = C 2 ), an H-bridge inverter (S 1 -S 4 ), and a filter (L s and C s ). Table I shows a total of nine switching states and their vector representations, where the switching function S x (x = 1, 2, 3, or 4) is defined as 1 when switch S x turns on and as 0 when switch S x turns off. Thus, when two active vectors ({1 0}, {0 1}) are taken, the battery bank voltage is applied to the load through two inductances (L 1 and L 2 ); when two null vectors ({0 0}, {1 1}) are taken, the load terminal is shorted by either the upper or lower two switches; when the shoot-through zero vectors are taken, the load is shorted by the upper and lower switches at the same phase leg. These zero vectors are allowed in the Z-source inverter, whereas they are forbidden in the voltage source inverter. Because of this unique feature of the Z-source inverter, the proposed UPS can generate the desired ac output voltage u o , regardless of the battery bank voltage u B , by using the shoot-through zero vectors.
As shown in Fig. 2 , the voltage equations of the Z-source inverter [10] , [20] can be written as
When the Z-source inverter is working in nonshoot-through states during time interval T 1 , the diode D is on, and the H-bridge inverter can be considered as a current source i in . Consequently, the equivalent circuit of the Z-source inverter at nonshoot-through states is shown in Fig. 3 (a), and its voltage equations are
Substituting (2) into (3) yields
When the Z-source inverter is working in shoot-through states during time interval T 0 , where T 0 = T s − T 1 , and T s is the switching period, the diode D is off, and the H-bridge inverter can be considered as a short circuit. As a result, the equivalent circuit of the Z-source inverter at shoot-through states is shown in Fig. 3 (b), and its voltage equations are
It is recognized that the average voltage of inductor L 1 (or L 2 ) over one switching period in steady-state operation is zero or
Substituting (7) into (4) gives
where
with B being the boost factor. If the voltage across the inductor L s is ignored, the output peak voltage is
where u 1m is the peak value of fundamental voltage of the H-bridge inverter and m is modulation index (m ≤ 1). Thus, the appropriate selection of the booster factor and the modulation index can obtain the desired ac output voltage regardless of the battery bank voltage. Fig. 4 shows the dual-loop control in the proposed UPS with the Z-source inverter, namely, the control of inductor current i L in the inner loop and output voltage u o in the outer loop [21] - [25] , where K PWM /(sT s + 1) is the transfer function of the H-bridge inverter and K PWM is the average voltage gain viewed from dc link which can be expressed by
III. CONTROL PRINCIPLE OF THE PROPOSED UPS WITH THE Z-SOURCE INVERTER
where d = T 0 /T s is the shoot-through duty ratio [10] . Due to high system switching frequency f s (f s = 1/T s ), the capacitor voltage of the Z-source inverter is considered constant in one switching period, which is equal to the average input voltage of the Z-source network u d , and thus, the gain K PWM is constant as well.
A. Current Inner Loop
In Fig. 4 , the output voltage u o is regarded as a disturbance to the current inner loop.
To smooth the output voltage, a voltage feedforward control is adopted
where W Fu (s) is the transfer function of the voltage feedforward controller. As the bandwidth of the inner loop (f i ) is designed to be much lower than the system switching frequency, namely, |sT s | s=jω i 1, W Fu (s) can be found from (12) as
On the other hand, the voltage across the inductor L s can be written as
where u com is the PWM vectors. According to (13) and (14), the block diagram of the inner loop can be reduced to Fig. 5 , and its open-loop transfer function is
where 
where K i is the gain of the proportion controller. Furthermore, the underdamped state is designed for this two-order inner loop system to achieve fast response. The tradeoff between the generation of high-order harmonics and the tracking speed of the reference current is made to choose the bandwidth of the inner loop (f i ). From the practical engineering point of view, it can be approximately selected as the natural frequency of the inner loop (f ni ) in the range of 10f 0 to f s /5. The parameters for step response, namely, settle time (t s ) > 2 ms, current overshoot (σ i ) < 10%, and rise time (t r ) > 0.3 ms, are suggested as the criteria to evaluate the tracking performance of the inner loop [26] . Tables II and III show the parameters in the simulation model and the step response of the inner loop, respectively, where ζ i is the damping ratio and γ i is the phase margin. It can be seen that the step response of the inner loop meets the criteria when the gain of the proportion controller is 0.0296.
B. Output-Voltage Outer Loop
In Fig. 6 , the control of the outer voltage loop has taken the inner current loop into account, where z(s) is an equivalent output impedance. Consider that the current feedforward control of the inner loop has eliminated the load current disturbance
where i o is the load current, W Fi (s) is the transfer function of the current feedforward controller, W ci (s) is the closed-loop transfer function of the inner loop. Because the bandwidth of the outer loop is designed to be much lower than that of the inner loop, the inner loop has faster tracking capability than the outer loop. As a result, the current gain W ci (s) of the inner loop can be approximately equal to one
Substituting (18) into (17) and solving (17) yield
From (18) and (19), the block diagram of the outer voltage loop can be simplified to Fig. 7 , and its open-loop transfer function is
where W u (s) is the transfer function of the outer loop controller. The proportional-integral (PI) controller is adopted to control the outer loop. Substituting (15) and (18) into (20) gives
L s , and τ 1 and K 1 are the proportional and integral coefficients, respectively. Equation (21) shows that the outer loop is a high-order system. As the bandwidth of the voltage loop (f u ) is much lower 
From the practical engineering point of view, the bandwidth of the outer loop f u is chosen to be in the range of (1/5-1/3)f i , and similarly, the natural frequency of the outer loop f nu is chosen to be f ni /3. In addition, the damping ratio of the outer loop ζ u is set to 0.9. Table IV summarizes the step response of the outer loop, where σ u is the voltage overshoot.
C. Shoot-Through Zero-Vector Control
As mentioned earlier, the shoot-through zero vectors are allowed in the Z-source inverter. These zero vectors can be controlled to boost the capacitor voltage in the Z-source network, maintaining the desired level of the average input voltage of the Z-source inverter. As shown in Fig. 2 , when the battery bank voltage drops significantly under heavy load, the capacitor voltage of the Z-source inverter drops significantly as well; thus, the voltage difference between the reference u * C and the actual capacitor voltage u C is sent to the PI controller which generates the shoot-through zero vectors [27] . The PWM signals with the synthesis of the shoot-through zero vectors u st 's and the PWM vectors u com 's [20] control the Z-source inverter to achieve the desired ac output voltage u o .
IV. SIMULATION AND EXPERIMENTAL RESULTS
The simulation model and the experimental setup of a 3-kW UPS with the Z-source inverter have been developed to confirm its validity. The technical specifications of the proposed UPS are shown in Table V Fig. 8(a) and (b) shows the output voltages and currents, respectively, of the proposed UPS with the Z-source inverter when both pure resistive and nonlinear loads are suddenly applied. In the steady state, the total harmonic distortion (THD) of the output voltage is less than 1% under the pure resistive load, whereas the THD of the output voltage is less than 3% under the nonlinear load. Fig. 9 (a) and (b) shows the output voltages for both the traditional UPS with the voltage source inverter and the proposed UPS with the Z-source inverter, respectively, when the battery bank voltage declines by 20% of its normal voltage. The waveform distortion can be observed for the traditional UPS, whereas the sinusoidal waveform can be kept for the proposed UPS. Fig. 9(c) further shows the strong regulation capability of the proposed UPS at the voltage drop of 50%. It should be noted that the capacitor voltage of the Z-source inverter can be much higher than the battery bank voltage by controlling the shoot-through zero vectors, as shown in Fig. 9(b) and (c) . Fig. 10(a) and (b) shows the output voltages and currents, respectively, of the proposed UPS with the Z-source inverter under both pure resistive and nonlinear loads. In the steady state, the THD of the output voltage is less than 2% for the pure resistive load, whereas the THD of the output voltage is less than 4% for the nonlinear load. Fig. 11(a) and (b) shows the output voltages for both traditional and proposed UPSs, respectively, when the battery bank voltage sags by 20% of the rated voltage. Similar to the simulation results, the waveform distortion is obvious for the tradition UPS, whereas the sinusoidal waveform can be maintained for the proposed UPS. Fig. 11(c) further shows the strong regulation capability of the proposed UPS at the voltage drop of 50%. It can be observed that the capacity voltage of the Z-source inverter can be much higher than the battery bank voltage by controlling the shoot-through zero vectors in Fig. 11(b) and (c) . The efficiencies between the proposed UPS with the Z-source inverter and the traditional UPS with the dc/dc booster and the voltage source inverter in Fig. 1(b) have been compared in Fig. 12 . The proposed UPS is more efficient than the traditional UPS.
A. Simulation Results

B. Experimental Results
V. CONCLUSION
In this paper, a new topology of the UPS with the Z-source inverter has been presented. Compared with traditional UPSs, the proposed UPS shows the strong regulation capability to maintain the desired ac output voltage at 50% voltage sag of the battery bank with high efficiency, low harmonics, fast response, and good steady-state performance. All these advantages were verified by simulation and experimental results of a 3-kW UPS with the new topology.
